A wide tuning band pass filter (BPF) with steep roll-off high rejection and low noise figure is presented. The design feature of steep roll-off high stopband rejection (>20 dB) and low noise figure (<6 dB) provides a wide tuning frequency span (1-2.04 GHz) to accept desirable signals and reject close interfering signals. The process variation aware design approach demonstrates robustness of the BPF after calibration from process variations, operating in 1.04 GHz tuning frequency span: almost zero deviation on center frequency, an average maximum deviation 1.16 dB on a nominal pass band gain of 55.6 dB, and an average maximum deviation 1.06 MHz on a nominal bandwidth of 12.3 MHz.
Introduction
When RF devices are upgraded to support future standards, IF amplifiers, mixers, band pass filters (BPFs), modulators, and demodulators are preferable to be tunable and costeffective to meet different frequency band standards [1] . Reconfigurable RF minimizes duplicated RF front-end components and hence reduces energy and cost. Considering cognitive radio in the TV bands, there are narrow spectral holes between strong TV transmitter signals. To avoid blocking of the receiver, strong TV signals have to be rejected by tunable BPF of high linearity, high , and high stopband rejection. A typical example is = 50 for 10 MHz bandwidth in a wide tuning frequency range of 500 MHz in the TV bands. Reconfigurable RF devices include power amplifiers, antennas, band pass filters, and matching networks with high tuning speed and high linearity for reasons of size and cost.
Tunable BPF features include tunable frequency range, pass band gain, tuning center frequency span, bandwidth, noise figure, and stopband rejection. Several state-of-the-art CMOS design techniques such as gm-C filters, enhanced LC filters, N-path, and pseudo-N-path filters have been presented. Most of them have either low band pass gain, high noise figure, or low tuning frequency range [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] .
The gm-C filters have the advantage of low power and high frequency. Their weak linearity is improved by applying linearization techniques such as resistive source degeneration, dynamic source degenerated differential pair, tunable feedback, and adaptive feedback. However, these techniques have low pass band gain and narrow tuning range [7, 10] . The -enhanced LC band pass filter through an adjustable negative-conductance generator is capable of operating in low-voltage supply but it has low pass band gain (−5 dB) and high noise figure (26.8 dB) [8] . Other -enhanced LC filter based designs were proposed in [9, 11] . The BPF in [9] consumes less power and has a tuning frequency range (400 MHz) with a pass band gain (23 dB). A low pass band distortion BPF proposed in [11] has a low pass band gain (0 dB). The high-integrated switched capacitor band pass filter [12] has a broad frequency band but a low pass band gain (−2 dB) and high power. A design using high-N-path band pass filter is proposed [13] , which has a tuning frequency range (0.1-1 GHz) but low band pass gain (−2 dB). A novel inductorless tunable switched capacitor band pass filter based on N-path periodically time-variant circuit operates in a high frequency range (4-4.44 GHz) but has low pass band gain (−12 dB) and high noise figure (14 dB) [14] . In this paper, a tunable BPF is presented, which has a wide tuning range, high band pass gain, high stopband rejection, low noise figure, and low power. The paper is organized as follows. Section 2 presents the architecture and operation principle of the tunable BPF. Section 3 presents design approach to BPF for specified center frequency and bandwidth. Section 4 presents process variation aware design approach to BPF for tunable center frequency and bandwidth. BPF design calibration after process variation is also presented. Section 5 presents measurements and performance analysis of BPF after design calibration. Section 6 is the conclusion. Figure 1 . The BPF is a type of double notch filter [2] , which has two single notch filters with LC parallel series resonant combination, as depicted in Figure 2 .
BPF Architecture and Principle Operation
The input LC impedance for parallel series resonant combination is expressed as . Its small equivalent signal model is depicted in Figure 3 , where the drain current of transistor 9 ( Figure 1 ) serves as driver of the amplifier and is the current feeding the LC parallel series resonant combination.
is the current through transistor 1 . The transconductance of 1 is 1 and the load resistance seen from the source of 1 is 1/ 1 . The input impedance 1 is expressed in (1). Consider
.
(
VLSI Design 3 Considering the parallel series LC network, its parallel resonant frequency 1 is higher than the zero frequency 1 , as shown below:
As shown in Figure 3 , the equivalent resistance of 1/ 1 and ds1 in parallel is approximately 1/ 1 for ds1 ≫ 1/ 1 . The amplitude is then expressed as 
Hence, the input impedance of the second LC stage is given by
The resonant frequencies are expressed by
The differential output voltage of the transimpedance filter stage is then expressed by
When = 1 then 1 ≈ 0. And when = 1 then 1 ≈ ∞. Therefore, the output current out = − in (4) can be expressed as
Similarly, 2 ≈ 0 when = 2 . And 2 ≈ ∞ when = 2 . Hence the output voltage in (6) is given by
It is observed from (9) and (10) that the transmission zero happens at 1 in transconductance stage and happens at 2 in transimpedance stage. Meanwhile, the peak value happens at 1 in transconductance stage and happens at 2 in transimpedance stage. Correspondingly, the peak conductance max and impedance max are obtained at 1 and 2 . Finally, the overall transfer function of the BPF is obtained from (3) to (9) . Consider
The peak output can be expressed in (12) when = 1 , and also 1 ≈ 2 . Consider
where max = out /V IN and max = V out / out = . From (12) the peak gain happens at center frequency (the pole 2 and the zero 1 ). A wide tuning range is realized by changing 1 and 2 . A high base band gain is achieved by maximizing max and max , which are determined by the factor of the inductors and by location of the poles and zeros. The -factor of inductors is improved by using a cross-coupled transistor pair, creating negative impedance in parallel with the inductors. The location of poles and zeros can be adjusted by varying and . The pole frequency can be adjusted to be slightly greater than the zero frequency by making 1 much less than 1 and making 2 much smaller than 2 . A steep roll-off can be achieved. Figure 4 demonstrates the frequency response of the proposed BPF at = 1.7 GHz and BW = 12.4 MHz. Its stopband rejection is 27.4 dB. Meanwhile, the peak center frequency gain can be increased when 2 ≈ 1 by making 
do DC simulation; (10) if |pw − pw 0 |/pw > 0.01 then = + 1 and go to Step (7); (11) else exit; (12) end if} (13) Algorithm 1: A BPF design to meet the specified center frequency and bandwidth. 
BPF Design with Fixed Center Frequency and Bandwidth
Algorithm 1 presents sizing approach of BPF ( Figure 1 ) in 180 nm CMOS process. The power supply is 1.8 V. The desirable power consumption is denoted as pw 0 while the desirable center frequency and bandwidth are denoted as 0 and BW 0 , respectively. With the relationship of current mirror circuit, the current 1 drives branch currents 6 and 7 ; the current 2 drives branch currents 9 and 10 ; the current 3 drives branch currents 16 and 17 . Note that is the current through the transistor . Normally, the driver current ( 1 , 2 , 3 ) is made by the tenth of its load current through transistor ( 6 , 7 , 9 , 10 , 16 , 17 ) based on the power consumption pw.
The next step involves setting width and length of transistor 1 to 17 and multiplicand 3 , 4 , 5 for current mirror load current through 3 , 4 , 5 , which is precalculated and summarized in Table 1 . The initial value for 3 , 4 , 5 is 10. It is then optimized to have the load current through transistor ( 6 , 7 , 9 , 10 , 16 , 17 ) as 1/10 of its driver current ( 1 , 2 ,
Using 180 nm CMOS process, the value of 1 to 4 and 1 to 4 is calculated based on (2), (3), (6) , and (7 Design approach: //Stage A to meet the specified (Steps (1)-(10))// (1) Find the range of ( 1 < < 2 ) in Table 2 Design approach: //Stage B to meet the specified BW 0 (Steps (11)- (17))// (11) Find and its corresponding BW min in Table 2 
Process Variation Aware
Tunable BPF Design
Tunable BPF with Specified Center Frequency and BW.
The design approach described in Section 3 is sequential and iterative loops for parameter setting and sequential results are affecting one another. The final design meets unique specifications and its design parameters are difficult to be changed to become tunable for different center frequency or bandwidth. In this regard, a design approach to make BPF tunable is proposed, which stores BPF design parameters as design reference and increases design space for wide tuning frequency range. The design approach for tunable BPF is divided into three stages. Stage A is to meet the center frequency . Stage B is to meet the BW. Stage C is to calibrate the BPF design to meet and BW after process variations. They are shown in Figure 5 . Algorithm 2 depicts detailed design approach in the three stages and explains how to obtain design parameters for the tunable BPF. In stage A, it is desirable to narrow the range of design parameters, which are primarily related to the center frequency. By referring to a look-up table of 6 VLSI Design Otherwise, decrease the second primary impact factor 2 by Δ 2 = ( 22 − 21 )/ until | − | < 2 (i.e., 1 MHz). Then, go to stage B to meet the specified bandwidth, as shown in steps 11-17 in Algorithm 2. If BW < BW min , then BW is out of design range. Otherwise, decrease by Δ = ( 2 − 1 )/ and do AC simulation till |BW − BW 0 | < 3 (i.e., 0.1 MHz).
Then, the specified BW is met. , , and are the number of repeats determined by the accuracy ( 1 , 2 , 3 ) in simulation. Consider 12 (0.5 nH). Therefore, set the initial value = 2 = 136 nH, 1 = 2 = 12 = 0.5 nH, and 1 = 2 pF, 1 = 18 pF, 2 = 3 pF, 2 = 1 + 1 = 20 pF, 22 = 1.1 2 = 22 pF, 21 = 0.9 2 = 18 pF and do AC simulation. If | − 0 | > 1 (>15 MHz), decrease 1 and 2 by Δ 1 = ( 12 − 11 )/ = 0.005 nH and then do AC simulation. Otherwise, decrease the second primary impact factor 2 by Δ 2 = ( 22 − 21 )/ = 0.1 pF until | − | < 2 (<1 MHz). After the specified is met, then go to stage B to meet the specified BW = 12.4 MHz.
Design Example of a Tunable BPF for (1.7 GHz) and BW (12.4 MHz).
As shown in steps 11-17 in Algorithm 2, the first step is to find and its corresponding bandwidth (BW min ). If BW < BW min , then BW is out of range. If BW > BW min , decrease by Δ = ( 2 − 1 )/ = 0.84 nH and run AC simulation. Repeat until |BW − BW 0 | < 3 (<0.1 MHz). Then, (1.7 GHz) and BW (12.4 MHz) are met. The proposed BPF provides a high pass band gain between 45.2 and 65.1 dB and tunable pass band between 5.5 and 51.2 MHz, while the center frequency is varied from 1.0 to 2.04 GHz, which is depicted in Figure 6 .
BPF Calibration after Process Variations.
The BPF design calibration to meet the specified BW after process variation is presented in stage C in Algorithm 2. The initial step in stage C is to select (i.e., = 100) cases of different , BW, and and conduct Monte Carlo simulation to obtain BW's mean ( ) and standard deviation ( ). The top 30% design cases contributing to the worst deviation of (BW − ( − )) are selected to calculate the average center frequency ( avg ) and the corresponding gain deviation (Δ V ). Then, Δ can be calculated from (17). Note that Δ is used to calibrate , which in turn calibrates BW. Finally, calibrated and calibrated BW for each case are obtained. Table 4 shows the tunable BPF BW comparison with and without calibration after process variations. Ten design cases of center frequency which varied from 1 to 2.04 GHz are compared. Their BW is close to 12.3 MHz. Considering the case example of = 1.35 GHz and BW = 12.2 MHz in Table 4 , the bandwidth deviation BW − ( − ) before calibration is 0.88 MHz and after calibration is 0.42 MHz, which accounts for 52.3% improvement. Consider all 10 case examples, the average bandwidth deviation BW−( − ) before calibration is 0.58 MHz and after calibration is 0.292 MHz, which accounts for 49.6% improvement.
Measurement and Performance Analysis
The performance of ten tunable BPF designs with the pass band nearly constant (12.1-12.6 MHz) is shown in Table 6 summarizes the calibrated performance of the ten tunable BPF designs after process variations. Figure 7 shows a low noise figure (<6 dB), while the center frequency is varied from 1.0 to 2.04 GHz.
Conclusion
This paper presented an effective design approach to optimize design parameters of a BPF to achieve tunable center frequency and bandwidth in a wide frequency span, for example, 1.04 GHz. Process variations on channel length, physical oxide thickness, and threshold voltage were considered in Monte Carlo simulation. The BPF design calibration to compensate bandwidth deviation from process variations was presented and evaluated. Considering process variations in 180 nm CMOS process and the central frequency which varied from 1.0 to 2.04 GHz, it was shown in Table 6 0.58 dB on the pass band gain mean ( V( ) ) of 55.02 dB. Low noise figure (<6 dB) and steep roll-off high stopband rejection (>20 dB) make the tunable BPF attractive in reconfigurable RF and cognitive radio in TV band applications.
